This is due to its advantages such as reducing the execution time by adopting a parallel processing and the rapid prototyping of digital control. The cost of FPGA decreases, for that reason, the replacement of microcontrollers with FPGA is a new tendency. During the past few years, several researchers use the FPGA for controlling electrical system [1] [2] [3] [4] [5] . Most of them develop the algorithm on a VHDL hardware description language. If the prototyping platform uses an FPGA to run the algorithm, a newly created simulation tool can be used not only to simulate exactly the hardware but also to automatically generate the VHDL code needed for the implementation. This software is the tool XSG developed by Xilinx and integrated in MATLAB/SIMULINK. FTC of electrical drives was a very active research field for many research groups [6] [7] [8] [9] . FTC should be able to detect faults and to cancel their effects or to attenuate them until an acceptable level. The FTC aims to ensure the continuous system functionality, even after faults occurrence. This allows increasing system availability and reliability. Different types of failures can occur in controlled electrical drives: IM, power converters, connectors, and sensors. The failures in the electric motor can have various origins such as failures related to the exploitation that can lead to faults and also a premature degradation, and failures related to wrong weak dimensioning and design which lead to a premature degradation [10] . Current sensors are widely used in controls of electrical drives. Faults in the current measurement chains have been treated for various electrical drives. Researches in this field initially focused on the effect of current sensor fault and the development of Fault Detection and Isolation (FDI) methods [11] [12] [13] [14] . In general, FDI methods utilize the concept of redundancy, which can be either a hardware redundancy or analytical redundancy. The usual approach to fault diagnosis is based on hardware redundancy and uses a voting technique to decide if a fault has occurred and to locate it among the redundant system elements. Also, the analytical redundancy FDI approach makes use of a mathematical model of the monitored system. The analytical redundancy approach does not require additional hardware, it is usually a more costeffective approach compared to the hardware redundancy approach. However, the analytical redundancy approach is more challenging due to the need to ensure its robustness in the presence of model uncertainties, noise, and unknown disturbances. Generally, the analytical redundancy approach can be divided into quantitative model-based methods and N qualitative model-based methods. The quantitative modelbased methods, such as the observer-based methods [15] , use explicit mathematical models and control theories to generate residuals for FDI. On the other hand, the qualitative modelbased methods use artificial intelligence techniques [16] . The detection and location of defects are essential but not sufficient to ensure the safety and operation in degraded mode. Researchers now are more concerned with FTC strategies based on reconfigurable controls in order to guarantee continuous operation of the system, even with a sensor failure [17] [18] [19] [20] .
Digital implementations of FTC are mostly carried out with microcontrollers or digital signal processors owing to their software flexibility and low cost. FPGA can also be used as a new digital solution. In this paper, authors propose a new and simple FTC current that allows continuous operation of a three-phase controlled machine drive under fault current measurement. The adopted control method uses three current sensors instead of only two as usually done. Residuals for FDI are then provided via analytical redundancy introduced by the third sensor. In the case of current sensor fault occurrence, the faulty current sensor is eliminated and the control continues working with the two other healthy sensors. For the hardware implementation of the FTC of an IM on the FPGA, we use XSG toolbox developed by Xilinx and added to Matlab/Simulink. The XSG advantages are the rapid time to market, real time and portability. Once the design and simulation of the proposed algorithm are completed we can automatically generate the VHDL code in Xilinx ISE. This paper is organized as follows. In Section II, the new design methodology for implementation on FPGA is presented. In section III, the design of the DTC of IM using SVM is introduced. In Section IV, the FTC approach is developed. The implementation of the proposed architecture is presented in the next section. Finally, a conclusion closes this paper.
II. DESIGN ETHODOLOGY FOR IMPLEMENTATION ON FPGA
The design developed in this paper was performed according to an appropriate methodology. The XSG is a modeling tool developed by Xilinx. This tool can automatically generate the VHDL code without resorting to a difficult and tough programming. XSG facilitates the implementation of any design and it eases the designer from low-level algorithmic complexity. XSG uses the Xilinx Integrated Synthesis Environment design suite to automate VHDL code generation which can then be integrated with other designs or used as a stand-alone design. Unlike the VHDL languages, the new methodology (XSG) gives a model-based design interface using an extended Simulink library of building blocks to create hardware. The XSG library has a set of DSP hardware blocks that can perform complex functions such as Interpolation filter, Cordic (divider, tan, sin, cos, Log), FFT and FIR filter design. This new methodology consists of a set of steps and roles that offer considerable hardware design advantages as shown in Fig. 1 .
System Generator gives hardware co-simulation, making it possible to incorporate a design running on an FPGA directly into a Simulink simulation. Hardware co-simulation compilation targets automatically create a bit stream and associate it with a block. HIL, or FPGA in the loop, is a concept that as revealed by the name uses the hardware in the simulation loop. This leads to easy testing and the possibility to see how the actual plant is behaving in hardware. By having the stimuli in software on the PC, implementing a part of the loop in hardware and then receiving the response from hardware back in the software. 
Software Hardware
The division of the whole control algorithme into sub-algorithms. Figure 2 presents a possible schematic of DTC. IM is the system to be controlled. 
Where φ s and i s denote stator flux and stator currents, in reference (α, β), respectively.
B. DTC Inconvenience
The DTC algorithm is the most recently developed technique of IM. This drive was firstly proposed by Takahashi. The DTC method is characterized by a fast dynamic response, robustness to the rotor parameter variation and by its simple implementation. However, this technique suffers from many drawbacks. Among these disadvantages are stator flux and electromagnetic torque ripples. Thus, ripples can be observed on the controlled torque and flux which can be reflected on the driving shaft and caused damage to the structure. It is well established that these drawbacks are mainly due to the use of hysteresis torque and flux controllers. For this reason, many methods are used to overcome these disadvantages such as SVM. To overcome these disadvantages of the conventional DTC, in the next section, we present and discuss the hardware implementation of the DTC using SVM on the FPGA.
C. Direct Torque Control of IM-based SVM
In this section, a DTC-SVM approach is proposed to reduce torque and flux ripples. Fig.3 illustrates the proposed version of the DTC-SVM with the IM. In order to have a switching frequency operation fixed, we combine the DTC with SVM. The switching table and the two hysteresis controller are replaced by two PI regulators, transformation block (d, q) to (α, β) and a SVM block. The outputs of the regulator are used as inputs of direct axis voltage. The (d, q) axis voltages are converted into amplitude of stator voltage using equation 4.
The voltages (V d , V q ) and stator flux angle Ɵ s are used as reference signals in SVM approach.
The principle of SVM is to project the desired stator voltage vector on the two adjacent vectors corresponding to two switching states of the inverter. The values of these projections provide the desired commutation times. The coordinates of the voltage vector in the base formed by adjacent vectors are calculated using equation 5. To apply the reference vector, it is then possible to apply the vector V 1 during a time t 1 and the vector V 2 during a time t 2 .
Where T mod is the switching period, T 1 is the time of application of V 1 and T 2 is the time of application of V 2 .
The key step of the SVM technique is the determination of T i (1 ≤ i ≤ 3) during every modulation period T mod . Expanding equation 10, it is possible to express the time T 1 and T 2 in terms of V sα and V sβ . The conduction time will be expressed as follows:
Where E denote continuous voltage of the inverter.
To facilitate the calculations, we normalize the voltages V sα and V sβ by posing:
The duties of each phase of the inverter are presented as follows: S1  S2  S3  S4  S5  S6  1  1  V2  V3  V4  V5  V6  V1  0  V7  V0  V7  V0  V7  V0  -1  V6  V1  V2  V3  V4  V5  0  1  V3  V4  V5  V6  V1  V2  0  V0  V7  V0  V7  V0  V7  -1  V5  V6  V1  V2  V3  V4 D. Modeling of proposed DTC-SVM scheme using XSG XSG tool developed for MATLAB/SIMULINK package is widely used for verification purposes and algorithm development in FPGA and DSP. The main advantage of this tool is to translate the modeling design of DTC-SVM scheme into hardware implementation and to generate the VHDL code without restoring to a difficult programming. Furthermore, the FPGA hardware represents the blocks of the XSG tool developed for MATLAB/SIMULINK package. Therefore, the implementation time is reduced because the algorithm needs to be simulated and modeled just once. The design of the DTC-SVM using the XSG is based on a mathematical model. The design stages for logical operations and required arithmetic for the proposed design are carried out in a modular fashion and hierarchical. The modules of proposed design can be described as follows:
• Torque, flux Estimator and angle calculation :
The XSG design of torque and flux estimator module and its submodules of proposed DTC-SVM are shown in Fig. 4 . The module of the stator flux φ s given in equation 1, the developed electromagnetic torque T e given in equation 2 and the shifted angle θ s presented by equation 3 are modeled using blocks of XSG. The XSG library contains many blocks that are used to develop our design such as; basic elements ( multiplexers, delay, registers ); mathematical functions (multiplication, relational, add, negate).
• Two PI regulators
The XSG design of the (d, q) axis voltages are shown in The outputs of the regulator are used as inputs of direct axis voltage, as shown in Fig.6 .
• S • Space Vector Modulation. The block SVM generates a series of pulses to be used subsequently to carry out the control signals used in the model of the inverter as shown in Fig.7 .
IV. OVERVIEW OF FDI AND RECONFIGURATION TECHNIQUES
In this section, the dynamic redundancy equations based on the Parity Space (PS) approach with the proposed FDI algorithm are first presented. Then the control reconfiguration is presented.
A. Proposed FDI Algorithm
The concept of PS utilizes the information ingrown in the mathematical model for FDI. The actual behavior is compared to that expected on the basis of the model; deviations are indications of faults (or disturbances, noise or modeling errors). Primary residuals are formed as the difference between those predicted by the model and the actual plant outputs. These are then subjected to a linear transformation, to obtain the desired FDI properties.
The aim of this study is to ensure a quasi-instantaneous detection of fault occurrence on the sensor in order to ensure continuous operation.
A brief description of the PS approach is given here: 
Where X(t) denotes the state vector, u(t) the control input vector and y(t) the measured output vector. All sensor faults are grouped in the f (t) term, which is generally unknown. Matrices A, B and C are the known matrices that depend on coefficients a jq and b jr .
In this study, the measurement equation of each sensor is presented as: 
The discrete form of (9) and (10) is expressed by (12) , where T a is the sampling time of measurement: ( 1) . Using temporal redundancy, the system (12) and (13) 
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The residual generation using PS is defined by:
Where: H i (s) is the observability matrix of "s" order, Y i and U are constructed using temporal redundancies of the known input and output, G i (s) is the control matrix, Matrix F i is related to faults, V i is a projection vector, which is derived from the following relation:
V H
.
The V i vector parity is (1×3) dimension and is defined by (17) . Many solutions are available for V i .H i = 0. This leads to freedom degrees V i parameters choice. One solution is given by (18) .
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Where α is the current time constant. In electrical drives, sampling time T a can be very small (3 to 5μs are typical values for high-performance systems), while current time constant is generally higher than 100μs. The approximation is applied; the derived simple vector projection V i and the residual r are expressed by: To make residual variations when a fault occurs more significant and easier to detect, the absolute value is considered:
Residual depends only on sensor outputs; therefore, it can be applied to any system with fast reading acquisition, independently of the complexity of the system model.
In this paper, without the necessity of a decision algorithm as most of FDI methods developed in the literature, the residual allows the isolation of a faulty sensor directly and it does not depend on any system parameters.
B. Proposed FTC Algorithm
In order to obtain high-performance motor drives, a modern control strategy like DTC-SVM is employed. This technique is inherently dependent on the measurement sensors, which should operate properly. However, when these sensors fail, the control system needs to compensate for the failure to function properly. This necessitates the backup systems to support the proper operation of the drive in case of sensor failure.
The adopted control method uses three current sensors instead of only two as usually done. Residuals for FDI are then provided via analytical redundancy introduced by the third sensor. In the case of current sensor fault occurrence, the faulty current sensor is eliminated and the control continues working with the two other healthy sensors.
Assuming that the controlled induction motor drive is with an isolated neutral (I a + I b + I c = 0), the reconfigurable currents (I ar , I br and I cr ) can be computed in different ways as presented in TABLE II.
V. XSG SIMULATION RESULTS OF PROPOSED SCHEME
The main objective of this paper is to design an easy and simple FTC that is based on PS and implements it on a Xilinx Virtex 5 XC5VFX50T-1FFG1136 (ML506) FPGA. The first step consists of building of the control algorithm with the use of XSG blocks. The modeling system is then connected to the simulated power system by the Gateway "In" and Gateway "Out" blocks, as shown in Fig.8 . Once the design of the system is completed and gives the desired simulation results, the VHDL code can be generated by the XSG tool. After a generation of VHDL code and the synthesis, we can generate the bit stream file. Then we can move this configuration file to program the FPGA. Control system's algorithm must be functionally validated before implementation. Results using hardware co-simulation is presented to assess the ability of this diagnostic approach to detect isolate and reconfigure sensor faults in an IM. In order to respect technical constraints of the power inverter, the sampling period is 50 μs. The machine is running at 300 rad/sec. The flux and torque references used are 0.91 Wb and 10 N.m respectively.
In Fig. 9 (a and b) is illustrated that compared with the conventional DTC, ripples of stator flux is reduced.
The simulation results in Fig.10 (a and b) shows that the torque's ripples with DTC-SVM in steady state are reduced significantly compared with conventional DTC.
In all simulation presented can be observed a significant better behavior of the performance achieving the main objectives of the present work which was to reduce the torque ripple and maintain a good torque response as the conventional DTC. The performance of the control system is improved. Fig. 11 shows the residual evolution when a current sensor fault occurs (at t = 1.5 s) in I a . The measured current changes in a discontinuously, and this change is effectively detected by the FDI algorithm as a sensor fault. In order to get clear curves, magnitude of faults is chosen relatively high: a 2.5 offset error. Faults are applied at t=1.5s, where I amax = 5A. The maximum value of residual is R +2d ≈0.1+2×2.5≈5 for an offset fault. When a fault occurs on one AC current sensor, I a , I b or I c , the corresponding residual R a , R b or, R c , respectively, becomes superior to the defined threshold, ε. In this case, the threshold was set equal to 0.1A. Fig. 12 shows the measured current, with faulty sensor, reconfigured current, and the fault indicator D i . After a fault occurrence, the FTC is very rapidly reacting to prevent any undesirable event such as cascaded failures. Therefore, the time duration of the fault detection and the execution time of the backup strategy are very small as illustrated in Fig. 12 . The quality and the quickness of the transition between the healthy operation mode and the faulty one are demonstrated.
VI. SYNTHESIS RESULTS OF PROPOSED SCHEME
The main objective of this paper is to design an easy and simple FTC that is based on PS and implement it on a Xilinx Virtex 5 XC5VFX50T-1FFG1136 FPGA. The whole design is developed under XSG environment. In the first step, we begin by implementing the proposed architectures using the XSG blocks available on the Simulink library. Once the design of the system is completed and gives the desired simulation results, the VHDL code can be generated by the XSG tool. After a generation of VHDL code and the synthesis, we can generate the bit stream file. Then we can move this configuration file to program the FPGA.
System Generator gives hardware co-simulation, making it possible to incorporate a design running on an FPGA directly into a Simulink simulation. Hardware co-simulation compilation targets automatically create a bit stream and associate it with a block. Hardware in the loop (HIL), or FPGA in the loop, is a concept that as revealed by the name uses the hardware in the simulation loop. This leads to easy testing and the possibility to see how the actual plant is behaving in hardware. By having the stimuli in software on the PC, implementing a part of the loop in hardware and then receiving the response from hardware back in the software.
The synthesis is the process of transforming one representation in the design abstraction hierarchy to another representation. In this step, the VHDL codes are synthesized to be converted into gate level view of the FTC architecture. Resource utilization of FTC implementation on FPGA is shown in Table III . It presents the information concerning the number of Input Output blocks, Slices Registers, Slice LUTs and number of DSP. The performance of the hardware solution based on the FPGA in terms of execution time is shown in Table IV. The performances of the hardware solution based on the FPGA compared to software solutions: Digital Signal Processor dSPACE and microcontroller, is shown in Fig. 13 . [21] , this paper deals with experimental validation of a reconfiguration strategy for sensor fault-tolerant control in IM. The proposed active FTC is implemented using a dSPACE 1103. In paper [22] , the execution time is of 300µs using the dSPACE 1102. Using the dSPACE, the sampling time is to 100µs, due to the sequential processing of the dSPACE [23] [24] [25] [26] . In this paper, using the FPGA the execution time of the control algorithm of IM is (1 to 2µs) . Therefore, the obtained execution time using the FPGA is far lower compared to the software solutions.
VII. CONCLUSION
In this paper, we propose a new FTC algorithm, through system reconfigurations, under certain faulty sensor conditions. The purpose is to reduce the safety hazards risk, in case of faulty sensors. The design is derived from a PS approach and is based on temporal redundancies. The developed FTC is available for sensors measuring variables, with gradual change. Sudden faults are detected, even low magnitude faults. Simulation results show the performances of the proposed control strategy in terms of ripples of the electromagnetic torque and the stator flux. The implementation results show the performances of the hardware implementation in terms of design time which is reduced, low execution time, and minimal resources utilization.
